This letter presents a novel cascade ΣΔ modulator architecture that employs inter-stage resonation to increase its effective resolution compared to traditional cascades while presenting very relaxed output swing requirements and, subsequently, high robustness to non-linearities of the amplifiers. In addition, the use of loop filters based on Forward-Euler integrators, instead of Backward-Euler integrators as proposed in earlier approaches, simplifies the switched-capacitor implementation and makes the proposed architecture very suited for wideband A/D conversion.
Recently, a new kind of resonation strategy, named global resonation, has been applied to cascade ΣΔMs [1] . This new approach, illustrated in Fig. 1 Proposed ΣΔM architecture: Fig. 2 shows a modified version of the cascade modulator in Fig. 1 . If a linear model is considered for the embedded quantizers, the NTF of both modulators is given by: (1) where stands for the inter-stage gain. Note that the zeroes of are a function of ,
whose value can be optimally chosen to maximize the Signal-to-(Noise+Distortion) Ratio (SNDR). The modulator in Fig. 2 presents two main advantages with respect to that in Fig. 1 :
• The first one is the implementation of global resonation using only FE integrators -with a transfer function -instead of using BE integrators, thus simplifying the circuit-level implementation.
• The second one is the use of analog feedforward paths in both stages in order to implement a unity STF, with the subsequent relaxed requirements for the output swings and non-linearities of the amplifiers.
The price to pay for the aforementioned advantages is that an extra analog delay (highlighted in Fig. 2 ) is required and that an additional DAC is still needed as in Fig. 1 [1].
However, note that these drawbacks can be circumvented as explained below.
If the Z-transform of the modulator in Fig. 2 is analysed considering a linear model for the quantizer, it can be shown that the input, , and the output, , of the second integrator in the last stage are respectively given by:
Note from (2) that the delayed version of the last-stage quantization error, , can be
Considering the above relation, the modulator in Fig. 2 can be modified yielding the proposed architecture depicted in Fig. 3 . Note that this strategy avoids the use of both an extra analog delay and an inter-stage DAC. This simplifies the electrical implementation and reduces the sensitivity to circuit non-idealities.
Simulation results:
The performance of the proposed modulator (Fig. 3) has been compared to a traditional 2-2 cascade ΣΔM and to the resonation-based modulator in Fig. 1 by behavioral simulation using SIMSIDES, a Simulink-based time-domain simulator for increases by roughly 11dB within the whole input range compared to a traditional cascade. Fig. 5 compares the effect of resonation on the output spectrum of the proposed topology to that of a traditional 2-2 cascade (MASH) for an input level 6dB below full scale (-6dBFS). Note that, thanks to global resonation, a notch -clearly visible in Fig.   5 (a)-is introduced close to band limit in the proposed topology.
Another advantage of the proposed architecture as compared to the one in [1] comes from the use of unity STFs, yielding to the subsequent reduction of the amplifiers' output swing. This is illustrated in Fig. 6 by plotting the histograms of the integrator outputs in the architecture proposed in this letter and those corresponding to Fig. 1 . Note that the output swing requirements for the proposed modulator -only 0.15V for the 1st and 3rd amplifiers;
and 0.1V for the 2nd and 4th ones-are considerably smaller than the ones for the modulator in Fig. 1 . This facilitates the low-voltage implementation of the proposed architecture and also translates into a robustness to non-linearities in the amplifiers which is larger than that for the modulator in [1] .
Conclusions:
A novel topology of cascade ΣΔM has been proposed. It combines a resonation-based loop filter with a unity STF to achieve very reduced output swing requirements for the amplifiers, whereas increasing the modulator resolution and its robustness with respect to non-linearities as compared to previous approaches. These characteristics make the proposed modulator very appropriate for the implementation of lowvoltage wideband A/D conversion. 
